

M5i.63xx-x16 - 16 bit 10 GS/s Arbitrary Waveform Generator

- Fast 16 bit arbitrary waveform generator
- One or two channels with up to 10 GS/s
- Output signal bandwidth up to 2.5 GHz
- Differential or single-ended output
- Single-ended output 1 Vpp/4 dBm into 50 Ω (2 Vpp/10 dBm into high impedance)
- Differential output level ±1 V into 100 Ω (±2 V into high impedance)
- Fixed trigger to output delay
- Ultra Fast PCI Express x16 Gen 3 interface
- 2 GSample (8 GSample as option) on-board memory
- FIFO mode continuous streaming output
- Modes: Single-Shot, Repeated, Loop, FIFO, Multiple Replay
- Synchronization of up to 8 cards per system using star-hub
- Direct data transfer from CUDA GPU using SCAPP option







- PCle x16 Gen 3 Interface
- Sustained streaming mode up to 10.0 GByte/s*
- Included advanced cooling with dual cooling fans for proper airflow

Operating Systems

- Windows 7 (SP1), 8, 10, 11
 Server 2008 R2 and newer
- Linux Kernel 3.x, 4.x, 5.x, 6.x
- Windows/Linux 32 and 64 bit

Programming Languages

- C, C++, C#, Python
- Julia, Java, VB.NET, Delphi
- |V

Supported Software

- SBench 6
- MATLAB
- LabVIEW

Model	Bandwidth	1 channel	2 channels
M5i.6357-x16	2.5 GHz	10 GS/s	5 GS/s
M5i.6350-x16	2.5 GHz	10 GS/s	
M5i.6321-x16	1.5 GHz	3.2 GS/s	3.2 GS/s
M5i.6320-x16	1.5 GHz	3.2 GS/s	

General Information

The 63xx series arbitrary waveform generators deliver the highest performance in both speed and resolution. The series includes products with one or two channel and can be extended up to 16 synchronous channels using the star-hub. The 63xx products offer best AWG performance for multiple channels and signal frequencies up to 2.5 GHz with a high output level of up 1 Vpp single-ended into 50 Ohm or ±1.0 V differential into 100 Ohm.

While the cards have been designed using the latest technology they are still software compatible with the drivers from earlier Spectrum waveform generator cards. The same software developed for a 20 year old AWG card will work for an M5i series 10 GS/s AWG.

 $^{{}^{\}star}$ Throughput measured with a motherboard chipset supporting a TLP size of 512 bytes.

Software Support

Windows drivers

The cards are delivered with drivers for Windows 7, Windows 8, Windows 10 and Windows 11 (32 bit and 64 bit). Programming examples for Visual C++, C++ Builder, Delphi, Visual Basic, VB.NET, C#, Julia, Python, Java and IVI are included.

Linux Drivers



All cards are delivered with full Linux support. Pre compiled kernel modules are included for the most common distributions like Fedora, Suse, Ubuntu LTS or Debian. The Linux support includes SMP systems, 32 bit and 64 bit systems, versatile programming examples for GNU C++,

Python and Julia, as well as the possibility to get the kernel driver sources for your own compilation.

SBench 6



A base license of SBench 6, the easyto-use graphical operating software for Spectrum cards, is included in the delivery. The base license makes it is possible to test the card, generate simple signals or load and replay previously stored SBench 6 signals. It's a valuable tool for checking the cards performance and assisting

with the units initial setup. The cards also come with a demo license for the SBenchó professional version. This license gives the user the opportunity to test the additional features of the professional version with their hardware. The professional version contains several advanced measurement functions, such as FFTs and X/Y display, import and export utilities as well as support for all replay modes including data streaming. Data streaming allows the cards to continuously replay data and transfer it directly from the PC RAM or hard disk. SBench 6 has been optimized to handle data files of several GBytes. SBench 6 runs under Windows as well as Linux (KDE and GNOME) operating systems. A test version of SBench 6 can be downloaded directly over the internet and can run the professional version in a simulation mode without any hardware installed. Existing customers can also request a demo license for the professional version from Spectrum. More details on SBench 6 can be found in the SBench 6 data sheet.

SCAPP - CUDA GPU based data processing



For applications requiring high performance signal and data processing Spectrum offers SCAPP (Spectrum's CUDA Access for Parallel Processing). The SCAPP SDK allows a direct link between Spectrum digitizers, AWGs, DDS or Digital Data Ac-

quisition Cards and CUDA based GPU cards. Once in the GPU users can harness the processing power of the GPU's multiple (up to 10000) processing cores and large (up to 48 GB) memories. SCAPP uses an RDMA (Linux only) process to send data at the full PCIe transfer speed to and from the GPU card. The SDK includes a set of examples for interaction between the Spectrum card and the

GPU card and another set of CUDA parallel processing examples with easy building blocks for basic functions like filtering, averaging, data de-multiplexing, data conversion or FFT. All the software is based on C/C++ and can easily be implemented, expanded and modified with normal programming skills.

Third-party products

Spectrum supports the most popular third-party software products such as LabVIEW or MATLAB. All drivers come with detailed documentation and working examples are included in the delivery.

Hardware features and options

PCI Express x16



The M5i series cards use a PCI Express x16 Gen 3 connection. They can be used in PCI Express x16 slots with hosts supporting Gen1, Gen2, Gen3 or Gen4.

Gen3 or Gen4 is needed to get full performance. The maximum sustained data transfer rate is more than 12.8 GByte/s (read direction) or 10.0 GByte/s (write direction) per slot on systems with a PCle payload size of 512. Physically supported slots that are electrically connected with less lanes can also be used with the M5i series cards, but with reduced data transfer rates.

Connections

The cards are equipped with SMA connectors for the analog signals as well as for clock input and output, trigger input and four multi-function I/O connectors (X0, X1, X2, X3). These multi-function connectors can be individually programmed to perform different functions:

- Trigger output
- Status output (armed, triggered, ready, ...)
- Digitizer: synchronous digital inputs, being stored inside the analog data samples
- AWGs: synchronous digital outputs, being stored inside the analog data samples
- Asynchronous I/O lines
- Logic trigger inputs

Singleshot output

When singleshot output is activated the data of the on-board memory is played exactly one time. The trigger source can be either one of the external trigger inputs or the software trigger. After the first trigger additional trigger events will be ignored.

Repeated output

When the repeated output mode is used the data of the on-board memory is played continuously for a programmed number of times or until a stop command is executed. The trigger source can be either one of the external trigger inputs or the software trigger. After the first trigger additional trigger events will be ignored.

Single Restart replay


When this mode is activated the data of the on-board memory will be replayed once after each trigger event. The trigger source can be either the external trigger or software trigger.

FIFO mode

The FIFO mode is designed for continuous data transfer between PC memory or hard disk and the generation board. The control of the data stream is done automatically by the driver on an interrupt request basis. The complete installed on-board memory is used for buffering data, making the continuous streaming extremely reliable.



Multiple Replay



The Multiple Replay mode allows the fast output generation on several trigger events without restarting the hardware. With this option very fast repetition rates can be

achieved. The on-board memory is divided into several segments of the same size. Each segment can contain different data which will then be played with the occurrence of each trigger event.


External trigger input

All boards can be triggered using an external analog or digital signal. The external trigger input has one comparator that can be used for standard edge and level triggers.

External clock input and output

Using a dedicated connector a sampling clock can be fed in from an external system. Additionally it's also possible to output the internally used sampling clock on a separate connector to synchronize external equipment to this clock.


Reference clock



The option to use a precise external reference clock (normally 10 MHz) is necessary to synchronize the instrument for high-quality

measurements with external equipment (like a signal source). It's also possible to enhance the quality of the sampling clock in this way. The driver automatically generates the requested sampling clock from the fed in reference clock.

Firmware Option Digital Pulse Generator



The digital pulse generator option adds 4 internal independent digital pulse generators with programmable duty cycle, output frequency, delay and number of loops. These digital pulse generators can be triggered by software, hardware trigger or can trig-

ger each other allowing to form complex pulse schemes to drive external equipment or experiments. The digital pulse generators can be output on the existing multi-XIO lines (X0, X1, ...) or can be used to trigger other pulse generators internally. Time resolution of the pulse generator depends on the cards type and the selected sampling rate and can be found in the technical data section.

The pulse generator option is a firmware option and can be later installed on all shipped cards.

Star-Hub



The Star-Hub is an additional module allowing the phase stable synchronization of up to 8 boards of one series and with same speed grade in one system. Independent of the number of boards there is no phase delay between all channels. The Star-Hub distributes trigger and clock information between all boards to ensure all connected boards are running with the same clock and trigger. All trigger

sources can be combined with a logical OR allowing all channels of all cards to be the trigger source at the same time.

Technical Data



Only figures that are given with a maximum reading or with a tolerance reading are guaranteed specifications. All other figures are typical characteristics that are given for information purposes only. Figures are valid for products stored for at least 2 hours inside the specified operating temperature range, after a 30 minute warm-up, after running an on-board calibration and with proper cooled products. All figures have been measured in lab environment with an environmental temperature between 20°C and 25°C and an altitude of less than 100 m.

Analog Outputs

Common Mode Voltage

Resolution 16 bit D/A Interpolation no interpolation Output Mode software programmable Single-Ended or Differential

into high impedance Single-Ended into 50 Ω ±2 mV up to ±1 V Output amplitude software programmable ± 1 mV up to ± 500 mV Stepsize of output amplitude 1 mV 2 mV ±100% ±100% Output offset software programmable

10% to 90% rise/fall time of 0 V to 480~mV pulse TBD (ns)

into high impedance into 100 Ω Output amplitude (Differential signal) ± 2 mV up to ± 1 V software programmable ± 4 mV up to ± 2 V Stepsize of output amplitude 2 mV 4 mV

software programmable

±TBD LSB typical DAC Differential non linearity (DNL) DAC only DAC Integral non linearity (INL) DAC only ±TBD LSB typical

Output resistance 50 Ω Output coupling DC

Minimum output load 0 Ω (short circuit safe) ±TBD mV ±TBD% of programmed output amplitude Output accuracy

Offset temperature drift after warm-up and calibration

Gain temperature drift after warm-up and calibration

Calibration External External calibration calibrates the on-board references. All calibration constants are stored in

±100%

non-volatile memory. A yearly external calibration is recommended.

±100%

Trigger

Available trigger modes External, Software, Or/And, Delay software programmable Trigger edge software programmable Rising edge, falling edge or both edges Trigger delay software programmable 0 up to (256 GS - 32) in steps of 32 Trigger holdoff (for Multi) 0 up to (256 GS - 32) in steps of 32 software programmable

Memory depth 64 up to (Installed memory / channels) in steps of 64 software programmable Multiple Recording segment size $64~\mbox{up}$ to (Installed memory / channels) in steps of $64~\mbox{}$ software programmable

Internal/External trigger accuracy

External trigger Ext X0, X1, X2, X3 3.3V LVTTL logic inputs External trigger type single level comparator

For electrical specifications refer to "Multi Purpose I/O lines" section. External trigger impedance software programmable 50 Ω or 3k Ω External trigger input level ±5 V External trigger over voltage protection 50 Ω termination

±20 V 7 Vrms $3k \Omega$ termination External trigger sensitivity (minimum required signal swing) 200 mVpp

±5 V with a stepsize of 10 mV External trigger level software programmable External trigger bandwidth 50 Ω

DC to 2 GHz DC to 750 MHz DC to 125 MHz $3 \text{ k}\Omega$ n.a. DC to 125 MHz n.a. 10 k Ω

 ≥ 2 samples Minimum external trigger pulse width ≥ 2 samples Resulting max detectable trigger frequency [Current Samplerate]/2 [Current Samplerate]/2

Clock

Clock Modes internal PLL, external reference clock, star-hub synchronization clock software programmable Internal clock accuracy $\leq \pm 1$ ppm Clock setup range TBD Clock setup base frequencies TBD Clock setup divider TBD Clock setup examples TBD External reference clock range software programmable \geq 2 MHz and \leq 750 MHz in steps of 2 MHz

External reference clock input impedance $50~\Omega$ fixed External reference clock input coupling AC coupling External reference clock input edge Rising edge

External reference clock input type Sinale-ended, sine wave or square wave

200 mVpp External reference clock input swing min max 3 Vpp ±10 V (with max 3.0 V difference between low and high level)

External reference clock input max DC voltage External reference clock input duty cycle requirement Clock setup granularity when using reference clock

Internal reference clock output type

Single-ended, AC-coupled, LVPECL, 720 mVpp (typ) Internal reference clock output frequency

clock setup base frequency / 64 (example: clock 3.2 GS/s -> output 50.000 MHz) clock setup base frequency / 128 (example: clock 5.0 GS/s -> output 39.0625 MHz) M5i.6320/M5i.6321 M5i.6350/M5i.6357

45% to 55%

divider: maximum sampling rate divided by: TBD

Star-Hub synchronization clock modes software programmable Internal clock, External reference clock

Channel to channel skew on one card

Skew between star-hub synchronized cards software programmable skew adjustable up to ±127 ps

Multi Purpose I/O lines (front-plate)

Number of multi purpose lines four, named X0, X1, X2, X3

Input: available signal types software programmable

Logic Trigger, Asynchronous Digital-In, Synchronous Digital-In (Digitizer only), Timestamp Reference Clock (Digitizer only)

Input: impedance software programmable 10 $k\Omega$ to 3.3 V or 50 Ω to GND

Input: maximum voltage level -0.5 V to +4.0 V

Input: signal levels 3.3 V LVTTL (Low \leq 0.8 V, High \geq 2.0 V) Input: bandwith 125 MHz

Asynchronous Digital-Out, Trigger Output, Run, Arm, System Clock, Synchronous Digital-Out (AWG only) Output: available signal types software programmable

Output: impedance 50 Ω Output: signal levels

3.3V LVTTL, TTL compatible for high impedance loads Output: type

Output: drive strength Capable of driving 50 Ω loads, maximum drive strength ±48 mA Output: internal update rate M5i.33xx

Current sampling clock \leq 3.2 GS/s: 1/4 of sampling clock Current sampling clock > 3.2 GS/s and \leq 6.4 GS/s: 1/8 of sampling clock

Current sampling clock \leq 5.0 GS/s: 1/4 of sampling clock Current sampling clock > 5.0 GS/s: 1/8 of sampling clock Output: internal update rate M5i.63xx

Output: min high/low time 4 ns Output: max signal frequency 125 MHz

Option M5i.xxxx-PulseGen

Number of internal pulse generators Number of pulse generator output lines

4 (Existing multi-purpose outputs X0 to X3) Pulse generator's sampling rate is derived from instrument's sampling rate and value can be read Time resolution of pulse generator

out. Pulse generator update rate are: 33xx: Base Sampling Rate x Channels / 32 (max 10 GS/s x 1 ch / 32) = 312.5 MS/s (3.2 ns) 63xx: Sampling Rate x Channels / 32 (max 10 GS/s x 1 ch / 32) = 312.5 MS/s (3.2 ns)

Programmable output modes Single-shot, multiple repetitions on trigger, gated

Programmable trigger sources Software, Card Trigger, Other Pulse Generator, XIO lines.

Programmable trigger gate None, ARM state, RUN state Programmable length (frequency) 2 to 4G samples in steps of 1 (32 bit) Programmable width (duty cycle) 1 to 4G samples in steps of 1 (32 bit) Programmable delay 0 to 4G samples in steps of 1 (32 bit)

0 to 4G samples in steps of 1 (32 bit) - 0 = infiniteProgrammable loops Output level of digital pulse generators Please see section of multi-purpose I/O lines

Bandwidth and Slewrate

	Filter	Output Amplitude	TBD	TBD
Maximum Output Rate				
-3dB Bandwidth				
Slewrate				

Dynamic Parameters

	M5i.6320-	x16 and M5i.	6321-x16					
Test - Samplerate		3.2 GS/s			3.2 GS/s		2 GS/s	
Output Frequency	Output Frequency TBD MHz		TB	TBD MHz		D MHz		
Output Level in 50Ω	±500 mV	±500mV	±500mV	±500 mV	±500mV	±500 mV	±500mV	
Used Filter		none			none		Filter enabled	
NSD (typ)								
SNR (typ)								
THD (typ)								
SINAD (typ)								
SFDR (typ), excl harm.								
ENOB (SINAD)						I		
ENOB (SNR)								

						
Test - Samplerate		10.0 GS/s		10.0		
Output Frequency		TBD MHz		TBD		
Output Level in 50Ω	±500 mV	±500mV	±500mV	±500 mV	±500mV	±500 m
Used Filter		none		no	one	

M5i.6350-x16 and M5i.6357-x16

±500 mV	±500mV	±500mV	±500 mV	±500mV	±500 mV	±500mV
none			none		Filter enabled	
	±500 mV			' '		

THD and SFDR are measured at the given output level and 50 Ohm termination with a high resolution M3i.4860/M4i.4450-x8 data acquisition card and are calculated from the spectrum. Noise Spectral Density is measured with built-in calculation from an HP E4401B Spectrum Analyzer. All available D/A channels are activated for the tests. SNR and SFDR figures may differ depending on the quality of the used PC. NSD = Noise Spectral Density, THD = Total Harmonic Distortion, SFDR = Spurious Free Dynamic Range.

10.0 GS/s

TBD MHz

Connectors

Analog Inputs (one for each single-ended input)	33xx		SMA female	Cable-Type: Cab-3mA-xx-xx
Analog Outputs (two for each differential output)		63xx	SMA female	Cable-Type: Cab-3mA-xx-xx
Trigger Input	33xx	63xx	SMA female	Cable-Type: Cab-3mA-xx-xx
Clock Input	33xx	63xx	SMA female	Cable-Type: Cab-3mA-xx-xx
Clock Output	33xx	63xx	SMA female	Cable-Type: Cab-3mA-xx-xx
Multi Purpose I/O	33xx	63xx	SMA female	Cable-Type: Cab-3mA-xx-xx
Power Connector	33xx	63xx	PCle 6-pin power + 12V+GND	Must be supplied by PC power supply

Connection Cycles

All connectors have an expected lifetime as specified below. Please avoid to exceed the specified connection cycles or use connector savers.

SMA connector 500 connection cycles PCle connector 50 connection cycles PCIe power connector 30 connection cycles

Environmental and Physical Details

Dimension (Card, including rear fans) $L \times H \times W$: 241 mm \times 107 mm \times 40 mm (double slot width) Dimension (Card, rear fans, option star-hub) $L \times H \times W$: 241 mm \times 107 mm \times 60 mm (three slots width)

Weight (M5i.33xx series) 780 g maximum Weight (M5i.63xx series) TBD g maximum 150 g Weight (Option Star-hub, including 8 cables) maximum

Warm up time 30 minutes (running acquisition at full speed)

Operating temperature 0°C to 50°C -10°C to 70°C Storage temperature 10% to 90% Humidity

Dimension of packing 1 card 470 mm x 250 mm x 130 cm

Volume weight of packing

PCI Express specific details

PCle connector type x16 Generation 3 (Gen3)

PCle slot compatibility (physical) x16

PCIe slot compatibility (electrical) x1, x2, x4, x8, x16 with PCle Gen1, Gen2, Gen3, Gen4 or Gen5 Sustained streaming mode (Card-to-System): M5i.33xx > 12.8 GB/s (measured on PCle x16 Gen3 with a chipset supporting a 512 bytes TLP)

> 11.2 GB/s (measured on PCle x16 Gen3 with a chipset supporting a 256 bytes TLP) > TBD (measured on PCle \times 16 Gen3 with a chipset supporting a 512 bytes TLP) > TBD (measured on PCle \times 16 Gen3 with a chipset supporting a 256 bytes TLP) Sustained streaming mode (System-to-Card): M5i.63xx

PCIe max card controller TLP 512 (lower values will limit maximum streaming speed)

Certification, Compliance, Warranty

EN 17050-1:2010 Conformity Declaration General Requirements

EU Directives 2014/30/EU

2014/35/EU 2011/65/EU 2006/1907/EC

EMC - Electromagnetic Compatibility
IVD - Electrical equipment designed for use within certain voltage limits
RoHS - Restriction of the use of certain hazardous substances in electrical and electronic equipment

REACH - Registration, Evaluation, Authorisation and Restriction of Chemicals WEEE - Waste from Electrical and Electronic Equipment

2012/19/EU

Safety regulations for electrical measuring, control, regulating and laboratory devices - Part 1: General requirement Electrical and electronic measuring equipment - Documentation Electrical equipment for measurement, control and laboratory use EN 61010-1: 2010 Compliance Standards

EN 61187:1994 EN 61326-1:2021

EN 61326-2-1:2021

Electrical equipment for measurement, control and laboratory use EMC requirements - Part 1: General requirements - EMC requirements - Part 2-1: Particular requirements - Test configurations, operational conditions and performance criteria for sensitive test and measurement equipment for EMC unprotected applications. Technical documentation for the assessment of electrical and electronic products with respect to the restriction of haz-EN IEC 63000:2018

Product warranty 5 years starting with the day of delivery

Life-time, free of charge Software and firmware updates

Power Consumption


	Bus Con	Bus Connector		nector*
	3.3V	12 V	12 V	Total
M5i.6357-x16	0.3 A	n.a.	TBD	TBD
M5i.6350-x16	0.3 A	n.a.	TBD	TBD
M5i.6321-x16	0.3 A	n.a.	TBD	TBD
M5i.6320-x16	0.3 A	n.a.	TBD	TBD

^{*}A separate power connection to the card is mandatory. The card cannot be powered solely by the PCle bus connector

MTBF

MTBF TBD hours

Hardware block diagram



Order Information

The card is delivered with 2 GSamples on-board memory (8 GSamples as option) and supports standard replay, FIFO replay (streaming), Multiple Replay, Continuous Replay (Loop) and Single-Restart. Operating system drivers for Windows/Linux 32 bit and 64 bit, examples for C/C++, LabVIEW (Windows), MATLAB (Windows and Linux), IVI, .NET, Delphi, Java, Python, Julia and a Base license of the measurement software SBench 6 are included.

Adapter cables are not included. Please order separately!

PCI Express x8	Order no.	Bandwidt	n Standard men	n Optional me	em 1 channel	2 channels						
	M5i.6320-x16	1.5 GHz	2 GSample	8 GSample:	s 3.2 GS/s							
	M5i.6321-x16	1.5 GHz	2 GSample	8 GSample:	s 3.2 GS/s	3.2 GS/s						
	M5i.6350-x16	2.5 GHz	2 GSample	8 GSample:	s 10 GS/s							
	M5i.6357-x16	2.5 GHz	2 GSample	8 GSample:	s 10 GS/s	5 GS/s						
Options	Order no.	Option										
	M5i.xxxx-MEM8GS	Optional	memory extension to	8 GSamples (16 G	Bytes)							
	M5i.xxxx-SH8-C2	Synchronization star-hub for up to 8 cards in one system, 2 synchronization cables included										
	M5i.xxxx-SH8-C4	Synchronization star-hub for up to 8 cards in one system, 4 synchronization cables included										
	M5i.xxxx-SH8-C8	Synchron	zation star-hub for u	o to 8 cards in one	system, 8 synchroniza	ation cables included						
	Card-Upgrade	Upgrade	for M5i.xxxx: Later i	nstallation of star-hu	b							
	M5i.xxxx-SyncCable	Addition	l synchronization ca	ble for connecting st	ar-hub to one card							
Firmware Options	Order no.	Option										
	M5i.xxxx-PulseGen				gital pulse generators	that use the XIO line	es for out-					
		put (later	installation by firmwo	are-upgrade availab	le)							
Standard Cables			Order no.									
	for Connections	Length	to BNC male	to BNC female	to SMA male	to SMA female	to SMB female					
	Analog/Clk/Trig/XIO	80 cm	Cab-3mA-9m-80	Cab-3mA-9f-80	Cab-3mA-3mA-80		Cab-3f-3mA-80					
	Analog/Clk/Trig/XIO	200 cm	Cab-3mA-9m-200	Cab-3mA-9f-200	Cab-3mA-3mA-200		Cab-3f-3mA-200					
	Probes (short)	5 cm		Cab-3mA-9f-5								
	Information				4 cables and have a e recommend the low			MHz and				
				g., spread anginesis in								
Low Loss Cables	Order No.	Option										
	CHF-3mA-3mA-200	Low loss	cables SMA male to	SMA male 200 cm								
	CHF-3mA-9m-200	Low loss	ables SMA male to	BNC male 200 cm								
	Information				cables and have an r signal frequencies o			nd				
		0.5 db/11	di 1.5 Oriz. mey d	ne recommended to	i signai irequencies c	7 200 Mil 12 dila abo						
<u>Services</u>	Order no.											
	Recal	Recalibration at Spectrum incl. calibration protocol										
Software SBench6	Order no.											
	SBench6	Base vers	on included in delive	ery. Supports stando	ırd mode for one card	d.						
	SBenchó-Pro	Profession	al version for one co	ırd: FIFO mode, exp	ort/import, calculation	on functions						
	SBench6-Multi	Option m	ultiple cards: Needs	SBench6-Pro. Hand	les multiple synchroni	zed cards in one syst	tem.					
	Volume Licenses	Please as	Spectrum for details	s.								
Software Options	Order no.											
-	SPc-RServer	Remote S	erver Software Packo	ige - LAN remote ac	cess for M2i/M3i/M	4i/M4x/M2p/M5i	cards					
	SPc-SCAPP				SDK for direct data to	ansfer between Spec	ctrum card and CUD	A GPU.				
Includes RDMA activation and examples.												

Technical changes and printing errors possible

Iechnical changes and printing errors possible

SBench, digitizerNETBOX, generatorNETBOX and hybridNETBOX are registered trademarks of Spectrum Instrumentation GmbH. Microsoft, Visual C++, Windows, Windows 98, Windows NT, Windows 2000, Windows XP, Windows 7, Windows 7, Windows 10 and Windows 11 are trademarks/registered trademarks of National Instruments Corporation. MATLAB is a trademarks/registered trademark of National Instruments Corporation. MATLAB is a trademark/registered trademark of the Mathworks, Inc. Delphi and C++ Builder are trademarks/registered trademarks of Embarcadero Technologies, Inc. IV is a registered trademark of Instruments Corporation. MATLAB is a trademark/registered trademarks of Corole and Instruments Corporation. Oracle and Java are registered trademarks of Corole and Instruments Corporation. Place of Python Software Foundation. Julia is a trademark/registered trademarks of Prof. Instruments of Prof. Instruments of Python Software Foundation. Julia is a trademark/registered trademark of the IXI Consortium. PICMG and CompactPCI are trademarks of the PCI Industrial Computation Manufacuturers Group. Intel and Intel Corporation.

1. Oracle Software Software